{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:44:07Z","timestamp":1725396247260},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176719","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:29Z","timestamp":1361297789000},"page":"1549-1554","source":"Crossref","is-referenced-by-count":8,"title":["An out-of-order superscalar processor on FPGA: The ReOrder Buffer design"],"prefix":"10.1109","author":[{"given":"M.","family":"Rosiere","sequence":"first","affiliation":[]},{"given":"J.-I","family":"Desbarbieux","sequence":"additional","affiliation":[]},{"given":"N.","family":"Drach","sequence":"additional","affiliation":[]},{"given":"F.","family":"Wajsburt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"209","article-title":"Intel atom processor core made FPGA-synthesizable","author":"wand","year":"2009","journal-title":"Proc ACM Int l Symp Field Programmable Gate Arrays"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272544"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"12","first-page":"61","article-title":"SCOORE: Santa Cruz out-of-order RISC engine, FPGA design issues","author":"mesa-martinez","year":"2006","journal-title":"Proceeding of the Workshop on Architectural Rsearch Prototyping"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.476078"},{"journal-title":"OR1200 OpenRISC Processor","year":"2009","key":"2"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2002","key":"1"},{"key":"10","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthais","year":"2011","journal-title":"Proceedings of the IEEE Annual Workshop on Workload"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"journal-title":"MORPHEO Open Processor High Performance Parameterizable and Perennial to A Trusted Platform","year":"2010","author":"rosie?re","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"8","first-page":"1","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176719.pdf?arnumber=6176719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:30:26Z","timestamp":1490124626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176719","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}