{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T10:59:49Z","timestamp":1763809189504,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/date.2012.6176724","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:29Z","timestamp":1361279789000},"page":"1579-1584","source":"Crossref","is-referenced-by-count":24,"title":["Mapping into LUT structures"],"prefix":"10.1109","author":[{"given":"S.","family":"Ray","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Een","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chao Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"712","article-title":"Compatible class encoding in hyper-function decomposition for FPGA synthesis","author":"jiang","year":"0","journal-title":"Proc DAC'98"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723144"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"15","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"0","journal-title":"Proc IWLS '06"},{"key":"16","first-page":"354","article-title":"Combinational and sequential mapping with priority cuts","author":"mishchenko","year":"0","journal-title":"Proc ICCAD '07"},{"key":"13","first-page":"143","article-title":"A new enhanced constructive decomposition and mapping algorithm","author":"mishchenko","year":"0","journal-title":"Proc DAC '03"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"11","first-page":"103","article-title":"An algorithm for bi-decomposition of logic functions","author":"mishchenko","year":"0","journal-title":"Proc DAC'01"},{"key":"12","first-page":"115","article-title":"Encoding of Boolean functions and its application to LUT cascade synthesis","author":"mishchenko","year":"0","journal-title":"Proc IWLS 02"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217508"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"2"},{"key":"1","first-page":"75","article-title":"The decomposition of switching functions","volume":"29","author":"ashenhurst","year":"1959","journal-title":"Annals of the Computation Laboratory of Harvard University"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"journal-title":"New approach to the design of switching circuits","year":"1962","author":"curtis","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"4","first-page":"24","article-title":"ABC: An academic industrial-strength verification tool","volume":"6174","author":"brayton","year":"0","journal-title":"LNCS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114927"}],"event":{"name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)","start":{"date-parts":[[2012,3,12]]},"location":"Dresden","end":{"date-parts":[[2012,3,16]]}},"container-title":["2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171057\/6176405\/06176724.pdf?arnumber=6176724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:30:47Z","timestamp":1490110247000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2012.6176724","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}