{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:56:48Z","timestamp":1725407808308},"reference-count":0,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dcc.2003.1194040","type":"proceedings-article","created":{"date-parts":[[2003,11,4]],"date-time":"2003-11-04T23:56:54Z","timestamp":1067990214000},"page":"421","source":"Crossref","is-referenced-by-count":0,"title":["A novel RAM architecture for bit-plane based coding"],"prefix":"10.1109","author":[{"family":"Bipul Das","sequence":"first","affiliation":[]},{"given":"S.","family":"Banerjee","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"Data Compression Conference","acronym":"DCC-03","location":"Snowbird, UT, USA"},"container-title":["Data Compression Conference, 2003. Proceedings. DCC 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8491\/26854\/01194040.pdf?arnumber=1194040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:12:59Z","timestamp":1489439579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/dcc.2003.1194040","relation":{},"subject":[]}}