{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:57:21Z","timestamp":1725778641540},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681468","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T03:14:45Z","timestamp":1556334885000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["MRAM: from STT to SOT, for security and memory"],"prefix":"10.1109","author":[{"given":"M.","family":"Kharbouche-Harrari","sequence":"first","affiliation":[]},{"given":"R.","family":"Alhalabi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Postel-Pellerin","sequence":"additional","affiliation":[]},{"given":"R.","family":"Wacquez","sequence":"additional","affiliation":[]},{"given":"D.","family":"Aboulkassimi","sequence":"additional","affiliation":[]},{"given":"E.","family":"Nowak","sequence":"additional","affiliation":[]},{"given":"I.L.","family":"Prejbeanu","sequence":"additional","affiliation":[]},{"given":"G.","family":"Prenat","sequence":"additional","affiliation":[]},{"given":"G. Di","family":"Pendina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.1534619"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571792"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708702"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.4902443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474088"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918309"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744909"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIN.2015.7073822"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","article-title":"PRESENT: An Ultra-Lightweight Block Cipher","author":"bogdanov","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"ref1","first-page":"6","article-title":"Assessment of the potential & maturity of selected emerging research memory technologies","author":"hutchby","year":"0","journal-title":"Proc Workshop ERD\/ERM Work Group Meet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.104.217202"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681468.pdf?arnumber=8681468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T18:14:18Z","timestamp":1598206458000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681468","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}