{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T16:05:45Z","timestamp":1762013145508,"version":"build-2065373602"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681470","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T07:14:45Z","timestamp":1556349285000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["RRAM Crossbar Arrays for Storage Class Memory Applications: Throughput and Density Considerations"],"prefix":"10.1109","author":[{"given":"A.","family":"Levisse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-P.","family":"Noel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-M.","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"SneakPath Compensation Circuit for Programming and Read Operations in RRAM-based CrossPoint Architectures","author":"levisse","year":"2015","journal-title":"IEEE NVMTS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268422"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246791"},{"key":"ref14","article-title":"Design an Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System","author":"manqing","year":"2018","journal-title":"IEEE TVLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2785740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2017.7948104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2805470"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479146"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870432"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870424"},{"key":"ref3","article-title":"Non Volatile Memory Evolution and Revolution","author":"paolo","year":"2015","journal-title":"IEEE IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref2","article-title":"A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"uk","year":"2014","journal-title":"IEEE ISSCC"},{"key":"ref9","article-title":"Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures","author":"levisse","year":"2016","journal-title":"IEEE Nanoarch"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2594190"},{"year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495296"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757454"},{"year":"0","key":"ref23","article-title":"Techinsights - 3Dxpoint analysis"},{"key":"ref26","article-title":"32nm 3-bit 32Gb NAND Flash Memory with DPT (double patterning technology) process for mass production","author":"park","year":"2010","journal-title":"IEEE VLSIT"},{"key":"ref25","article-title":"A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb\/s\/pin 1.8V Toggle Mode interface","author":"shibata","year":"2012","journal-title":"IEEE ISSCC"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681470.pdf?arnumber=8681470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:14:20Z","timestamp":1598220860000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681470","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}