{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:22Z","timestamp":1730213842392,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681471","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T07:14:45Z","timestamp":1556349285000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Reliability Emphasized MTJ\/CMOS Hybrid Circuit Towards Ultra-Low Power"],"prefix":"10.1109","author":[{"given":"Hao","family":"Cai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Menglin","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"You","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350919"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2621344"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2764520"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2670502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2628772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.3443658"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3171"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2438017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547704"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2584140"},{"key":"ref6","first-page":"1","article-title":"A 3.3ns-access-time 71.2 µW\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.406"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.53"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4867129"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref20","first-page":"4105:1","article-title":"Rashba spin-orbit anisotropy and the electric field control of magnetism","volume":"4","author":"barnes","year":"2014","journal-title":"Scientific Report"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135470"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.10.002"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241805"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2224375"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2008.4588195"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860597"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681471.pdf?arnumber=8681471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T17:13:17Z","timestamp":1640279597000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681471","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}