{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:22Z","timestamp":1730213842488,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681472","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T07:14:45Z","timestamp":1556349285000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Benchmarking of nanometer technologies for DPA-resilient DPL-based cryptocircuits"],"prefix":"10.1109","author":[{"given":"E.","family":"Tena-Sanchez","sequence":"first","affiliation":[]},{"given":"I. M.","family":"Delgado-Lozano","sequence":"additional","affiliation":[]},{"given":"J.","family":"Nunez","sequence":"additional","affiliation":[]},{"given":"A. J.","family":"Acosta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35416-8_6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2000502.2000503"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2685588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2326622"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"67","DOI":"10.3390\/electronics6030067","article-title":"Ultra-Low-Power Design and Hardware Security Using Emerging Technologies for Internet of Things","volume":"6","author":"yuan","year":"2017","journal-title":"Electronics Journal"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2559159"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1145\/2228360.2228414","article-title":"Exploring sub-20nm FinFET design with predictive technology models","author":"sinha","year":"2012","journal-title":"Proc of the Annual Design Automation Conference (DAC’12)"},{"year":"2007","key":"ref19","article-title":"3GPP TS 35.202 version 7.0.0 Release 6, Specification of the 3GPP confidentiality and integrity algorithms; Document 2: KASUMI specification"},{"key":"ref4","first-page":"388","article-title":"Differential Power Analysis","author":"kocher","year":"1999","journal-title":"Proc of International Cryptology Conference (CRYPTO)"},{"key":"ref3","first-page":"104","article-title":"Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, Other Systems","author":"kocher","year":"1996","journal-title":"Proc of International Cryptology Conference (CRYPTO)"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315878"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001385"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICITST.2015.7412116"},{"key":"ref9","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref20","first-page":"57","article-title":"Block Ciphers–Focus On The Linear Layer (feat. PRIDE) Full Version","author":"albrecht","year":"2014","journal-title":"Proc of International Cryptology Conference (CRYPTO)"},{"key":"ref21","first-page":"342","article-title":"Piccolo: an ultra-lightweight blockcipher","author":"shibutani","year":"2011","journal-title":"Proc 1st Int Workshop Cryptographic Hardware and Embedded Systems (CHES)"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681472.pdf?arnumber=8681472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:14:23Z","timestamp":1598220863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681472","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}