{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:37:00Z","timestamp":1725435420753},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681475","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T03:14:45Z","timestamp":1556334885000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Reliability Analysis of On-Chip Wireless Links for Many Core WNoCs"],"prefix":"10.1109","author":[{"given":"Sri Harsha","family":"Gade","sequence":"first","affiliation":[]},{"given":"Sidhartha","family":"Sankar Rout","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Kashyap","sequence":"additional","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2009.2027158"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2007.905867"},{"key":"ref13","article-title":"Millimeter wave wireless interconnects in deep submicron chips: Challenges and opportunities","author":"gade","year":"2018","journal-title":"Integration the VLSI Journal"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1998.704741"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2009.2024458"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.90"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00113"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2007.4519692"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EuCAP.2014.6901936"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643668"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2386751"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2347919"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884811"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884817"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2595527"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681475.pdf?arnumber=8681475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T02:51:58Z","timestamp":1640227918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681475","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}