{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:11:40Z","timestamp":1755216700274,"version":"3.43.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/dcis.2018.8681492","type":"proceedings-article","created":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T03:14:45Z","timestamp":1556334885000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms"],"prefix":"10.1109","author":[{"given":"Rui","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Kexin","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Taizhi","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"}]}],"member":"263","reference":[{"year":"2014","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277856"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2051730"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.038"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2017.8361242"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2017.8361243"},{"key":"ref14","article-title":"A lifetime and power sensitive design optimization framework for a radio frequency circuit","author":"yang","year":"2018","journal-title":"IEEE VLSI Test Symposium (VTS)"},{"key":"ref15","first-page":"2195","article-title":"Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence","volume":"24","author":"guan","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref16","first-page":"73504-1","article-title":"Stress migration model for Cu interconnect reliability analysis","volume":"110","author":"yao","year":"2011","journal-title":"J Appl Phys"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"journal-title":"JEDEC Publication","article-title":"Failure mechanisms and models for semiconductor devices","year":"2010","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.833225"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753284"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1993.283282"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2017.7947497"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2728083"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"key":"ref5","first-page":"4b-4-1-4b-4-6","article-title":"Hot-carrier analysis on nMOS Si FinFETs with solid source doped junction","author":"chasm","year":"2016","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref8","article-title":"A Comparison Study of Time-Dependent Dielectric Breakdown for Analog and Digital Circuit’s Optimal Accelerated Test Regions","author":"yang","year":"2017","journal-title":"Proc Conf on Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574573"},{"key":"ref2","first-page":"fa-5.1-fa-5.4","article-title":"Demonstration of sufficient BTI reliability for a 14-nm finFET 1.8 V I\/O technology featuring a thick ALD SiO2 IL and Ge p-channel","author":"hellings","year":"2017","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2017.8311631"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936416"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.915629"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241868"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936278"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1149\/2.0171501jss"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241869"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.322842"}],"event":{"name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2018,11,14]]},"location":"Lyon, France","end":{"date-parts":[[2018,11,16]]}},"container-title":["2018 Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8679952\/8681454\/08681492.pdf?arnumber=8681492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,4]],"date-time":"2025-08-04T18:41:50Z","timestamp":1754332910000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/dcis.2018.8681492","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}