{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:34Z","timestamp":1730213854636,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/Crown.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/dcis201949030.2019.8959843","type":"proceedings-article","created":{"date-parts":[[2020,1,17]],"date-time":"2020-01-17T02:11:20Z","timestamp":1579227080000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Mismatch and Offset Calibration in Redundant SAR ADC"],"prefix":"10.1109","author":[{"given":"Antonio","family":"Lopez-Angulo","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Gines","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Peralias","sequence":"additional","affiliation":[]},{"given":"Adoracion","family":"Rueda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Low-Power High-Performance SAR ADC With Redundancy and Digital Background Calibration","year":"2007","author":"chang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351565"},{"key":"ref12","first-page":"556","article-title":"On the Use of Redundancy in Successive Approximation A\/D Converters","author":"murmann","year":"2013","journal-title":"10th Int Conf Sampling Theory Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870371"},{"key":"ref14","first-page":"1","author":"ghajari","year":"2018","journal-title":"A Time-Interleaved 2b\/Cycle SAR ADC with Background Offset Calibration"},{"key":"ref15","first-page":"40","article-title":"Design of comparator with offset cancellation for 12-bit 1.6MS\/s successive approximation ADC","author":"majid","year":"2016","journal-title":"Proceeding–2015 IEEE Int Circuits Syst Symp ICSyS 2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487062"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2723799"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619891"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref4","first-page":"2222","article-title":"A 12-bit 104-MS\/s SAR ADC in 28nm CMOS for digitally-assisted wireless transmitters","volume":"51","author":"tseng","year":"2016","journal-title":"2015 IEEE Asian Solid-State Circuits Conf A-SSCC 2015 - Proc"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946065"},{"key":"ref6","first-page":"91","article-title":"A 12-Bit 31.1 UW 1MS\/S SAR ADC with On-Chip Input-Signal-Independent Calibration Achieving 100.4DB SFDR Using 256FF Sampling Capacitance","volume":"2018 june","author":"shen","year":"2018","journal-title":"IEEE Symp VLSI Circuits Tech Dig"},{"key":"ref5","first-page":"282","author":"shen","year":"2017","journal-title":"A 16-bit 16MS \/ sSAR ADC with On-Chip Calibration in 55nm CMOS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231328"},{"key":"ref7","first-page":"380","article-title":"A 12b 22.5\/45MS\/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR","volume":"53","author":"liu","year":"2010","journal-title":"IEEE Dig Tech Pap Int Solid-State Circuits Conf"},{"key":"ref2","first-page":"194","article-title":"An oversampled 12\/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1 dB SNDR","volume":"57","author":"harpe","year":"2014","journal-title":"IEEE Dig Tech Pap Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050041"}],"event":{"name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2019,11,20]]},"location":"Bilbao, Spain","end":{"date-parts":[[2019,11,22]]}},"container-title":["2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8952591\/8959817\/08959843.pdf?arnumber=8959843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:14Z","timestamp":1657854794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8959843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dcis201949030.2019.8959843","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}