{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:49:20Z","timestamp":1751374160089,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T00:00:00Z","timestamp":1605657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T00:00:00Z","timestamp":1605657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,18]]},"DOI":"10.1109\/dcis51330.2020.9268614","type":"proceedings-article","created":{"date-parts":[[2020,11,30]],"date-time":"2020-11-30T21:59:32Z","timestamp":1606773572000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["STDP Design Trade-offs for FPGA-Based Spiking Neural Networks"],"prefix":"10.1109","author":[{"given":"Rafael Medina","family":"Morillas","sequence":"first","affiliation":[{"name":"Universidad Politécnica de Madrid,ETSI Telecomunicación,Madrid,Spain,28040"}]},{"given":"Pablo","family":"Ituero","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,ETSI Telecomunicación,Madrid,Spain,28040"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/IJCNN.2018.8489263"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2018.2881753"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2019.2899356"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.3389\/fnins.2015.00180"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TNN.2006.883724"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TNNLS.2013.2294016"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1038\/78829"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JPROC.2014.2314454"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.2011.5937655"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1038\/nn878"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"409","DOI":"10.55782\/ane-2011-1862","article-title":"Introduction to spiking neural networks: Information processing, learning and applications Rapid, parallel path planning with spiking neural networks View project","volume":"71","author":"ponulak","year":"2011","journal-title":"Acta Neurobiologiae Experimentalis"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCSII.2017.2750214"}],"event":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2020,11,18]]},"location":"Segovia, Spain","end":{"date-parts":[[2020,11,20]]}},"container-title":["2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9268497\/9268612\/09268614.pdf?arnumber=9268614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,16]],"date-time":"2024-10-16T17:53:34Z","timestamp":1729101214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9268614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,18]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dcis51330.2020.9268614","relation":{},"subject":[],"published":{"date-parts":[[2020,11,18]]}}}