{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T13:48:23Z","timestamp":1770904103666,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T00:00:00Z","timestamp":1605657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T00:00:00Z","timestamp":1605657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003069","name":"Instituto Polit\u00e9cnico Nacional","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003069","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,18]]},"DOI":"10.1109\/dcis51330.2020.9268664","type":"proceedings-article","created":{"date-parts":[[2020,11,30]],"date-time":"2020-11-30T21:59:32Z","timestamp":1606773572000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["An Academic RISC-V Silicon Implementation Based on Open-Source Components"],"prefix":"10.1109","author":[{"given":"Jaume","family":"Abella","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Calvin","family":"Bulla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Guillem","family":"Cabo","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Max","family":"Doblas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Roger","family":"Figueras","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Alberto","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Carles","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"C\u00e9sar","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Instituto Politeicnico Nacional (CIC-IPN),Centro de Investigacioin en Computacioin,Mexico City,Mexico"}]},{"given":"V\u00edctor","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Leonidas","family":"Kosmidis","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Vatistas","family":"Kostalabros","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Rub\u00e9n","family":"Langarita","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Neiel","family":"Leyva","sequence":"additional","affiliation":[{"name":"Instituto Politeicnico Nacional (CIC-IPN),Centro de Investigacioin en Computacioin,Mexico City,Mexico"}]},{"given":"Guillem","family":"L\u00f3pez-Parad\u00eds","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Joan","family":"Marimon","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Ricardo","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"IMB-CNM (CSIC),Instituto de Microelectroinica de Barcelona,Spain"}]},{"given":"Jonnatan","family":"Mendoza","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Francesc","family":"Moll","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E9;cnica de Catalunya (UPC),Barcelona,Spain"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Juli\u00e1n","family":"Pav\u00f3n","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Crist\u00f3bal","family":"Ram\u00edrez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Marco A.","family":"Ram\u00edrez","sequence":"additional","affiliation":[{"name":"Instituto Politeicnico Nacional (CIC-IPN),Centro de Investigacioin en Computacioin,Mexico City,Mexico"}]},{"given":"Carlos","family":"Rojas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Antonio","family":"Rubio","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E9;cnica de Catalunya (UPC),Barcelona,Spain"}]},{"given":"Abraham","family":"Ruiz","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Nehir","family":"Sonmez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"V\u00edctor","family":"Soria","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Llu\u00eds","family":"Ter\u00e9s","sequence":"additional","affiliation":[{"name":"IMB-CNM (CSIC),Instituto de Microelectroinica de Barcelona,Spain"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Iv\u00e1n","family":"Vargas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC),Barcelona,Spain"}]},{"given":"Lu\u00eds","family":"Villa","sequence":"additional","affiliation":[{"name":"Instituto Politeicnico Nacional (CIC-IPN),Centro de Investigacioin en Computacioin,Mexico City,Mexico"}]},{"given":"Crist\u00f3bal","family":"Ram\u00ed\u00edez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"97","article-title":"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA","volume-title":"Tech. Report UCB\/EECS-2011-62","author":"Waterman","year":"2011"},{"key":"ref2","volume-title":"RISC-V International"},{"key":"ref3","article-title":"Untethered lowRISC v0.2"},{"key":"ref4","article-title":"Overview of the debug infrastructure","year":"2018"},{"key":"ref5","article-title":"The TileLink Specification, Version 0.3.3"},{"key":"ref6","article-title":"The Generic Logic Interfacing Project","year":"2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.13053\/rcs-137-1-2"},{"key":"ref8","article-title":"The Open SoC Debug Documentation Library","year":"2018"},{"key":"ref9","article-title":"Malardalen WCET benchmarks homepage","year":"2010"},{"key":"ref10","volume-title":"Open Hardware Group"},{"key":"ref11","volume-title":"CHIPS Alliance"},{"key":"ref12","volume-title":"FOSSi Foundation"},{"key":"ref13","volume-title":"RISC-V France"},{"key":"ref14","volume-title":"Red RISC-V"},{"key":"ref15","volume-title":"European Processor Initiative"},{"key":"ref16","volume-title":"PULP Platform"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"}],"event":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","location":"Segovia, Spain","start":{"date-parts":[[2020,11,18]]},"end":{"date-parts":[[2020,11,20]]}},"container-title":["2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9268497\/9268612\/09268664.pdf?arnumber=9268664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T18:44:57Z","timestamp":1731696297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9268664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,18]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dcis51330.2020.9268664","relation":{},"subject":[],"published":{"date-parts":[[2020,11,18]]}}}