{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:14:37Z","timestamp":1740100477199,"version":"3.37.3"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014440","name":"Spanish Ministry of Science, Innovation and Universities","doi-asserted-by":"publisher","award":["PID2019\u2013103869RB-C33\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["PID2019\u2013103869RB-C33\/AEI\/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002924","name":"FEDER program","doi-asserted-by":"publisher","award":["TEC2017-84321-C4-1-R"],"award-info":[{"award-number":["TEC2017-84321-C4-1-R"]}],"id":[{"id":"10.13039\/501100002924","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,24]]},"DOI":"10.1109\/dcis53048.2021.9666174","type":"proceedings-article","created":{"date-parts":[[2022,1,10]],"date-time":"2022-01-10T21:12:38Z","timestamp":1641849158000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Simulation of serial RRAM cell based on a Verilog-A compact model"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1953-5358","authenticated-orcid":false,"given":"Binbin","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6638-7485","authenticated-orcid":false,"given":"Daniel","family":"Arumi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5265-1209","authenticated-orcid":false,"given":"Salvador","family":"Manich","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7774-1662","authenticated-orcid":false,"given":"Alvaro","family":"Gomez-Pau","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6231-0862","authenticated-orcid":false,"given":"Rosa","family":"Rodriguez-Montanes","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1662-6457","authenticated-orcid":false,"given":"Juan Bautista","family":"Roldan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6792-4556","authenticated-orcid":false,"given":"Mireia Bargallo","family":"Gonzalez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7758-4567","authenticated-orcid":false,"given":"Francesca","family":"Campabadal","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3498-3685","authenticated-orcid":false,"given":"Liang","family":"Fang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7bb6"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2016.7845386"},{"key":"ref31","first-page":"341","article-title":"Unpredictable bits generation based on RRAM parallel configuration","volume":"40 2","author":"arum\u00ed","year":"2018","journal-title":"IEEE Electron Device Letters"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2017.04.043"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10151842"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.08.004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1080\/02670836.2017.1341723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2019.1629341"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmat.2015.07.009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-017-2419-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/21\/215202"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"2100185","DOI":"10.1002\/adma.202100185","article-title":"Advanced data encryption using two-dimensional materials","volume":"33","author":"lanza","year":"2021","journal-title":"Adv Mater"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.915373"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2422999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2012.6651"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/1674-1056\/ab77fd"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1557\/mrs2004.235"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45163-1_16"},{"key":"ref2","volume":"3","author":"waser","year":"2008","journal-title":"Nanotechnology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2965403"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04954-5_25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1116\/1.4827021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2996192"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900068"},{"key":"ref23","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aade3f"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"}],"event":{"name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2021,11,24]]},"location":"Vila do Conde, Portugal","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9666151\/9666153\/09666174.pdf?arnumber=9666174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:57:07Z","timestamp":1652201827000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9666174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,24]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/dcis53048.2021.9666174","relation":{},"subject":[],"published":{"date-parts":[[2021,11,24]]}}}