{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:26Z","timestamp":1751093126286,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014121","name":"Xilinx","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014121","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,24]]},"DOI":"10.1109\/dcis53048.2021.9666185","type":"proceedings-article","created":{"date-parts":[[2022,1,10]],"date-time":"2022-01-10T21:12:38Z","timestamp":1641849158000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Design of a Ring-Amplifier Robust Against PVT Variations in Deep-Nanoscale FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Joao","family":"Xavier","sequence":"first","affiliation":[{"name":"Nova School of Science and Technology,Department of Materials Science,Lisbon,Portugal"}]},{"given":"Pedro","family":"Barquinha","sequence":"additional","affiliation":[{"name":"Nova School of Science and Technology,Department of Materials Science,Lisbon,Portugal"}]},{"given":"Joao","family":"Goes","sequence":"additional","affiliation":[{"name":"Nova School of Science and Technology,Department of Electrical and Computer Engineering,Lisbon,Portugal"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2815705"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2879923"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993697"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351242"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063055"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870368"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275659"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9030026"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2347234"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418109"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338394"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351046"}],"event":{"name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2021,11,24]]},"location":"Vila do Conde, Portugal","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9666151\/9666153\/09666185.pdf?arnumber=9666185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:04:36Z","timestamp":1659485076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9666185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dcis53048.2021.9666185","relation":{},"subject":[],"published":{"date-parts":[[2021,11,24]]}}}