{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:14:37Z","timestamp":1740100477947,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010661","name":"EU H2020 research and innovation programme","doi-asserted-by":"publisher","award":["PID2020-116664RB-100"],"award-info":[{"award-number":["PID2020-116664RB-100"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,24]]},"DOI":"10.1109\/dcis53048.2021.9666190","type":"proceedings-article","created":{"date-parts":[[2022,1,10]],"date-time":"2022-01-10T21:12:38Z","timestamp":1641849158000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs"],"prefix":"10.1109","author":[{"given":"Macarena C.","family":"Martinez-Rodriguez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eros","family":"Camacho-Ruiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santiago","family":"Sanchez-Solano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piedad","family":"Brox","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"ref11","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"edward suh","year":"0","journal-title":"Proceedings of Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673303"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.21"},{"journal-title":"Xilinx Inc","article-title":"UG640 - System Generator for DSP User Guide","year":"2012","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855566"},{"journal-title":"Semi-invasive Attacks - A New Approach to Hardware Security Analysis","year":"2005","author":"skorobogatov","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0372-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-020-00223-w"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/s18020347"},{"key":"ref7","article-title":"Initial SRAM state as a fingerprint and source of true random numbers for RFID tags","author":"holcomb","year":"0","journal-title":"Proceedings of the Conference on RFID Security"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"journal-title":"SRAM PUF-The secure silicon fingerprint","year":"0","key":"ref9"}],"event":{"name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2021,11,24]]},"location":"Vila do Conde, Portugal","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9666151\/9666153\/09666190.pdf?arnumber=9666190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:57:07Z","timestamp":1652201827000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9666190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dcis53048.2021.9666190","relation":{},"subject":[],"published":{"date-parts":[[2021,11,24]]}}}