{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T05:28:03Z","timestamp":1784784483469,"version":"3.55.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,16]]},"DOI":"10.1109\/dcis55711.2022.9970026","type":"proceedings-article","created":{"date-parts":[[2022,12,8]],"date-time":"2022-12-08T18:40:24Z","timestamp":1670524824000},"page":"01-06","source":"Crossref","is-referenced-by-count":5,"title":["Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0166-834X","authenticated-orcid":false,"given":"David","family":"Mallasen","sequence":"first","affiliation":[{"name":"Facultad de Informática Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0204-0797","authenticated-orcid":false,"given":"Raul","family":"Murillo","sequence":"additional","affiliation":[{"name":"Facultad de Ciencias Físicas Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6769-1200","authenticated-orcid":false,"given":"Alberto A.","family":"Del Barrio","sequence":"additional","affiliation":[{"name":"Facultad de Informática Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0848-2636","authenticated-orcid":false,"given":"Guillermo","family":"Botella","sequence":"additional","affiliation":[{"name":"Facultad de Informática Instituto de Tecnología del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3049-828X","authenticated-orcid":false,"given":"Luis","family":"Pinuel","sequence":"additional","affiliation":[{"name":"Facultad de Ciencias Físicas Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0687-3737","authenticated-orcid":false,"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[{"name":"Facultad de Informática Instituto de Tecnología del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref11","article-title":"CVA6 SDK","year":"2022","journal-title":"OpenHW Group"},{"key":"ref12","year":"0","journal-title":"Buildroot"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref14","year":"2022","journal-title":"Standard for Posit Arithmetic (2022)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-09779-9_6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00026"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00057"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316281"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116196"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2020.102762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00024"},{"key":"ref3","author":"mallas\u00e9n","year":"2021","journal-title":"PERCIVAL Open-Source Posit RISC-V Core with Quire Capability"},{"key":"ref27","first-page":"1","article-title":"A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications","author":"cococcioni","year":"2021","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW53098.2021.00346"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP39728.2021.9413919"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref2","first-page":"71","article-title":"Beating floating point at its own game: Posit arithmetic","volume":"4","author":"gustafson","year":"2017","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"ref1","first-page":"1","article-title":"IEEE Standard for Floating-Point Arithmetic","year":"2019","journal-title":"IEEE Std 754–2019 (Revision of IEEE 754–2008)"},{"key":"ref9","author":"gustafson","year":"2018","journal-title":"RISC-V Proposed Extension for 32-bit Posits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920936"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3109127"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180771"},{"key":"ref24","author":"sharma","year":"0","journal-title":"CLARINET A RISC-V Based Framework for Posit Arithmetic Empiricism"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00032"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3446210"},{"key":"ref25","first-page":"8","article-title":"PERC: Posit Enhanced Rocket Chip","author":"arunkumar","year":"0","journal-title":"4th Workshop on Computer Architecture Research with RISC-V (CARRV'20)"}],"event":{"name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","location":"Pamplona, Spain","start":{"date-parts":[[2022,11,16]]},"end":{"date-parts":[[2022,11,18]]}},"container-title":["2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9969904\/9970010\/09970026.pdf?arnumber=9970026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:35:57Z","timestamp":1672083357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970026\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,16]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dcis55711.2022.9970026","relation":{},"subject":[],"published":{"date-parts":[[2022,11,16]]}}}