{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:28:45Z","timestamp":1736486925618,"version":"3.32.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,16]]},"DOI":"10.1109\/dcis55711.2022.9970090","type":"proceedings-article","created":{"date-parts":[[2022,12,8]],"date-time":"2022-12-08T18:40:24Z","timestamp":1670524824000},"page":"01-06","source":"Crossref","is-referenced-by-count":0,"title":["SACA: System-level Analog CIM Accelerators Simulation Framework: Architecture and Cycle-accurate System-to-device Simulator"],"prefix":"10.1109","author":[{"given":"Vadivel","family":"Kanishkan","sequence":"first","affiliation":[{"name":"TU Eindhoven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Garc\u00eda\u2013Redondo","family":"Fernando","sequence":"additional","affiliation":[{"name":"Arm Ltd,Cambridge"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"BanaGozar","family":"Ali","sequence":"additional","affiliation":[{"name":"TU Eindhoven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Corporaal","family":"Henk","sequence":"additional","affiliation":[{"name":"TU Eindhoven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Das","family":"Shidhartha","sequence":"additional","affiliation":[{"name":"Arm Ltd,Cambridge"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref11","article-title":"A system-level simulator for rram-based neuro-morphic computing chips","author":"lee","year":"2019","journal-title":"TACO"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60939-9_11"},{"key":"ref13","article-title":"SACA: System-level Analog CIM Accelerators Simulation Framework: Accurate Simulation of Non-Ideal Components","author":"redondo","year":"0","journal-title":"Design of Circuits and Integrated Systems DCIS"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"journal-title":"BLAS (Basic Linear Algebra Subprograms)","year":"2011","author":"van de geijn","key":"ref15"},{"key":"ref16","article-title":"Training DNN IoT Applications for Deploy-ment On Analog NVM Crossbars","author":"garcia-redondo","year":"2020","journal-title":"IJCNN"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116464"},{"journal-title":"Learning multiple layers of features from tiny images","year":"2009","author":"krizhevsky","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-13105-4_14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2821707"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3323439.3323989"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458494"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3198321"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407647"},{"key":"ref2","article-title":"Applications of Computation-In-Memory Architectures based on Memristive Devices","author":"hamdioui","year":"2019","journal-title":"DATE"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"key":"ref22","article-title":"An 8b 1GS\/s 2.55mW SAR-Flash ADC with Comple-mentary Dynamic Amplifiers","author":"oh","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/aaa733"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993599"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357085"}],"event":{"name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","start":{"date-parts":[[2022,11,16]]},"location":"Pamplona, Spain","end":{"date-parts":[[2022,11,18]]}},"container-title":["2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9969904\/9970010\/09970090.pdf?arnumber=9970090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T19:39:16Z","timestamp":1736451556000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,16]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dcis55711.2022.9970090","relation":{},"subject":[],"published":{"date-parts":[[2022,11,16]]}}}