{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:48Z","timestamp":1730213928853,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T00:00:00Z","timestamp":1668556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,16]]},"DOI":"10.1109\/dcis55711.2022.9970167","type":"proceedings-article","created":{"date-parts":[[2022,12,8]],"date-time":"2022-12-08T18:40:24Z","timestamp":1670524824000},"page":"01-06","source":"Crossref","is-referenced-by-count":0,"title":["Data Synchronization in Non-Uniform Latency Custom DSP Designs"],"prefix":"10.1109","author":[{"given":"Samuel","family":"Lopez-Asuncion","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (LSI), UPM,Madrid,Spain"}]},{"given":"Pablo","family":"Ituero","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), UPM,Madrid,Spain"}]},{"given":"Marisa","family":"Lopez-Vallejo","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), UPM,Madrid,Spain"}]},{"given":"Jesus","family":"Grajal","sequence":"additional","affiliation":[{"name":"Microwave and Radar Group (GMR), UPM,Madrid,Spain"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2645503"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611850"},{"key":"ref6","first-page":"108","author":"kinniment","year":"2007","journal-title":"Synchronizers in Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2014.130183"},{"key":"ref8","first-page":"1","article-title":"Area-efficient linear regression architecture for real-time signal processing on FPGAs","author":"royer","year":"0","journal-title":"Proc 26th Conf DCIS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com:20050176"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1254","DOI":"10.1109\/TC.2014.2315637","article-title":"A hardware scheduler based on task queues for fpga-based embedded real-time systems","volume":"64","author":"tang","year":"2015","journal-title":"IEEE Transactions on Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2018.07.007"}],"event":{"name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","start":{"date-parts":[[2022,11,16]]},"location":"Pamplona, Spain","end":{"date-parts":[[2022,11,18]]}},"container-title":["2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9969904\/9970010\/09970167.pdf?arnumber=9970167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:36:09Z","timestamp":1672083369000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9970167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,16]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dcis55711.2022.9970167","relation":{},"subject":[],"published":{"date-parts":[[2022,11,16]]}}}