{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:27:10Z","timestamp":1725694030132},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335905","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["CMOS Transistor Array for Cryogenic Temperature Characterization of MOS Components"],"prefix":"10.1109","author":[{"given":"Jorge","family":"P\u00e9rez-Bail\u00f3n","sequence":"first","affiliation":[{"name":"INMA-CSIC,Quantum Materials and Devices (Q-MAD),Zaragoza,Spain"}]},{"given":"Santiago","family":"Celma","sequence":"additional","affiliation":[{"name":"University of Zaragoza,Group of Electronic Design (GDE),Zaragoza,Spain"}]},{"given":"Carlos","family":"S\u00e1nchez-Azqueta","sequence":"additional","affiliation":[{"name":"University of Zaragoza,Group of Electronic Design (GDE),Zaragoza,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9783527609956"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.3698152"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/77.919284"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/s0924-4247(00)00428-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/30\/3\/002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2021.3062593"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2007.898067"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04315-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/physreva.95.020501"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/platcon55845.2022.9932103"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography6010012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/essderc.2017.8066592"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567802"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jxcdc.2021.3131144"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335905.pdf?arnumber=10335905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T22:51:54Z","timestamp":1703026314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335905","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}