{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T19:25:20Z","timestamp":1743794720079,"version":"3.37.3"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004587","name":"Instituto de Salud Carlos III","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004587","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335969","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Accelerators in Embedded Systems for Machine Learning: A RISCV View"],"prefix":"10.1109","author":[{"given":"Alejandra","family":"Sanchez-Flores","sequence":"first","affiliation":[{"name":"Universitat de les Illes Balears,Industrial and Construction Eng. Dept.,Palma,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lluc","family":"Alvarez","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de Catalunya,Barcelona Supercomputing Center,Barcelona,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bartomeu","family":"Alorda-Ladaria","sequence":"additional","affiliation":[{"name":"Universitat de les Illes Balears,Inst. de Inv. Sanitaria IB - IdisBa. Inst. Agro. y Eco. Agua – INAGEA,Industrial and Construction Eng. Dept.,Palma,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"RVCoreP-32IM: An effective architecture to implement mul\/div instructions for five stage RISC-V soft processors","year":"2020","author":"Islam","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"article-title":"Z-scale: Tiny 32-bit RISC-V Systems","volume-title":"2nd RISC-V Workshop","author":"Yunsup Lee","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LATS49555.2020.9093677"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1026\/1\/012001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116529"},{"article-title":"TAIGA : A CONFIGURABLE RISC-V SOFT-PROCESSOR FRAMEWORK FOR HETEROGENEOUS COMPUTING SYSTEMS RESEARCH Eric Matthews and Lesley Shannon School of Engineering Science Simon Fraser University Burnaby, British Columbia","year":"2017","author":"Matthews","key":"ref9"},{"article-title":"RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA, 20191214-December 2019","year":"2019","author":"EmbedDev","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744794"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9061005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2021.3050962"},{"volume-title":"Heterogeneous System Architecture Heterogeneous System Architecture A New Compute Platform.","year":"2015","author":"Wen-mei","key":"ref16"},{"article-title":"A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing","year":"2018","author":"Jia Hongyang","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2019.8902909"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC48613.2020.9336148"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458409"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3432815"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066883"},{"first-page":"4","article-title":"TinBiNN : Tiny Binarized Neural Network Overlay in about 5 , 000 4-LUTs and 5mW","author":"Lemieux","key":"ref25"},{"key":"ref26","first-page":"4820","article-title":"Wu_Quantized_Convolutional_Neural_CVPR_2016_paper.pdf","author":"Wu","year":"2016"},{"journal-title":"ORCA LVE Embedded RISC-V with Lightweight Vector Extensions.","year":"2017","author":"Lemieux","key":"ref27"},{"key":"ref28","first-page":"1","article-title":"Mixed Precision Quantization of ConvNets via Differentiable Neural Architecture Search","author":"Wu","year":"2018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/isvlsi49217.2020.000-5"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3387902.3394038"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.643"},{"article-title":"An Entropy-based Pruning Method for CNN Compression","year":"2017","author":"Luo","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317813"},{"key":"ref34","first-page":"1","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2018","journal-title":"J. Mach. Learn. Res."},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CSCI49370.2019.00130"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICIASE45644.2019.9074051"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335969.pdf?arnumber=10335969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T23:58:28Z","timestamp":1703030308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335969","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}