{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T05:25:45Z","timestamp":1768541145627,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335973","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["An Open-Source FPGA Platform for Shared-Memory Heterogeneous Many-Core Architecture Exploration"],"prefix":"10.1109","author":[{"given":"Rafael","family":"Tornero","sequence":"first","affiliation":[{"name":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain"}]},{"given":"David","family":"Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain"}]},{"given":"Jos\u00e9 M.","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain"}]},{"given":"Jos\u00e9","family":"Flich","sequence":"additional","affiliation":[{"name":"Technical University of Valencia,Department of Computer Architecture,Valencia,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.1993.319969"},{"key":"ref2","article-title":"Adaptive compute acceleration platform white paper"},{"key":"ref3","article-title":"Cloud tpu"},{"key":"ref4","article-title":"Cache coherent interconnect for accelerators","author":"Consortium"},{"key":"ref5","article-title":"Open coherent accelerator processor interface"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3189390"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref9","article-title":"Openpiton + ariane : The first open-source , smp linux-booting risc-v system scaling from one to many cores","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV \u201919)","author":"Balkind"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"ref11","volume-title":"Interconnection Networks: An Engineering Approach.","author":"Duato","year":"2002"},{"key":"ref12","article-title":"profpga prototyping"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","location":"M\u00e1laga, Spain","start":{"date-parts":[[2023,11,15]]},"end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335973.pdf?arnumber=10335973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T22:48:21Z","timestamp":1703026101000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335973","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}