{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:48:47Z","timestamp":1743752927541},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335980","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Automatic code generation from UML for data memory optimization in microcontrollers"],"prefix":"10.1109","author":[{"given":"H\u00e9ctor","family":"Posadas","sequence":"first","affiliation":[{"name":"Universidad de Cantabria,Microelectronics Engineering Group,Santander,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Luis","family":"V\u00e1zquez","sequence":"additional","affiliation":[{"name":"Universidad de Cantabria,Microelectronics Engineering Group,Santander,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[{"name":"Universidad de Cantabria,Microelectronics Engineering Group,Santander,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"The SAE Architecture Analysis and Design Language (AADL) Standard: A basis for model-based architecture-driven embedded systems engineering","author":"feiler","year":"2003","journal-title":"Proceedings of the RTAS Workshop on Model-Driven Embedded Systems"},{"journal-title":"We Deliver","year":"0","key":"ref24"},{"journal-title":"The Unified Modeling Language Reference Manual","year":"2004","author":"rumbaugh","key":"ref12"},{"journal-title":"lwIP","year":"0","key":"ref23"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/UKSim.2013.141"},{"key":"ref14","article-title":"UML-based single-source approach for evaluation and optimization of mixed-critical embedded systems","author":"pe\u00f1il","year":"2015","journal-title":"IEEE Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref20","article-title":"Automatic HW\/SW Interface Generation for Seamless Integration from Object Oriented Models","author":"barba","year":"2009","journal-title":"Conference on Embedded Systems and Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ET52713.2021.9579534"},{"journal-title":"FreeRTOS - Market leading RTOS (Real Time Operating System)","year":"0","key":"ref22"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IMCCC.2012.327"},{"journal-title":"Visual Studio","year":"0","key":"ref21"},{"article-title":"Optimizing data memory utilization","year":"2015","author":"walls","key":"ref2"},{"journal-title":"Raspberry Pi","year":"0","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2010.51"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.226"},{"key":"ref19","article-title":"The CompleX Eclipse Framework for UML\/MATE Specification and design Space Exploration of Embedded Systems","author":"herrera","year":"2012","journal-title":"Design and Architectures for Signal and Image Processing (DASIP"},{"key":"ref18","first-page":"33","article-title":"UML Diagram Synthesis Techniques: A Systematic Mapping Study","author":"torre","year":"2018","journal-title":"2018 IEEE\/ACM 10th International Workshop on Modelling in Software Engineering (MiSE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DESSERT58054.2022.10018631"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIBCON.2015.7146982"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITCOSP.2017.8303166"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103244"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10270-018-0675-4"},{"key":"ref6","article-title":"Architecture description languages for systems-on-chip design","author":"tomiyama","year":"1999","journal-title":"Proc Asia Pacific Conf on Chip Design Language"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11653-2_9"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335980.pdf?arnumber=10335980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,13]],"date-time":"2023-12-13T19:16:27Z","timestamp":1702494987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335980","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}