{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:17:08Z","timestamp":1725751028808},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335983","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Timing requirements on multi-processing and reconfigurable embedded systems with multiple environments"],"prefix":"10.1109","author":[{"given":"Sara","family":"Alonso","sequence":"first","affiliation":[{"name":"UPV\/EHU,Applied Electronics Research Team (APERT),Bilbao,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jes\u00fas","family":"L\u00e1zaro","sequence":"additional","affiliation":[{"name":"UPV\/EHU,Applied Electronics Research Team (APERT),Bilbao,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaime","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"UPV\/EHU,Applied Electronics Research Team (APERT),Bilbao,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leire","family":"Muguira","sequence":"additional","affiliation":[{"name":"UPV\/EHU,Applied Electronics Research Team (APERT),Bilbao,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Unai","family":"Bidarte","sequence":"additional","affiliation":[{"name":"UPV\/EHU,Applied Electronics Research Team (APERT),Bilbao,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2002","key":"ref13","article-title":"Linux scheduler latency"},{"year":"0","key":"ref12","article-title":"Latency"},{"article-title":"Real-time systems: Full importance of latency, scheduling and memory","year":"0","author":"fifty","key":"ref15"},{"article-title":"Measure your rtos’s real-time performance","year":"0","author":"staff","key":"ref14"},{"year":"2007","key":"ref20","article-title":"Measure your rtos’s real-time performance"},{"year":"0","key":"ref11","article-title":"Real-time systems overview and examples"},{"year":"0","key":"ref22","article-title":"Integrated logic analyzer (ila)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS51330.2020.9268616"},{"key":"ref21","first-page":"168","article-title":"A novel testing method for interrupt response time","author":"liu","year":"2021","journal-title":"2021 The 11th International Workshop on Computer Science and Engineering (WCSE 2021)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344077"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.18"},{"article-title":"Exploring the ps-pl axi interfaces on zynq ultrascale+ mpsoc","year":"2021","author":"marjanovic","key":"ref17"},{"year":"2023","key":"ref16","article-title":"Zynq-7000 ap soc - realtime - interruptlatency reference design and demo tech tip"},{"year":"0","key":"ref19","article-title":"Cyclictest"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-3067-5_48"},{"year":"2023","key":"ref8","article-title":"Openamp"},{"year":"2022","key":"ref7","article-title":"Versal ACAP System Software Developers Guide (UG1304)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3140896"},{"article-title":"Virtualization for embedded systems","year":"2011","author":"jones","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.53"},{"key":"ref6","article-title":"Estado del arte de los hipervisores para FPGAs y sus interferencias en la comunicación","author":"terradillos latorre","year":"2021","journal-title":"PhD thesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00047"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335983.pdf?arnumber=10335983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,13]],"date-time":"2023-12-13T19:16:32Z","timestamp":1702494992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335983","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}