{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:44:58Z","timestamp":1764175498814,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10335985","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["SET and SEU Hardened Clock Gating Cell"],"prefix":"10.1109","author":[{"given":"Marko","family":"Andjelkovic","sequence":"first","affiliation":[{"name":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Oliver","family":"Schrape","sequence":"additional","affiliation":[{"name":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Anselm","family":"Breitenreiter","sequence":"additional","affiliation":[{"name":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP – Leibniz-Institut für Innovative Mikroelektronik,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TNS.2013.2262002"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TNS.2011.2171993"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2008.2008453"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/tdmr.2018.2802442"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1016\/j.microrel.2018.05.016"},{"volume-title":"Proc. Int. Symposium on High-Performance Computer Architectures (HPCA)","author":"Khem","article-title":"Physical and Silicon Measures of Low Power Clock Gating Success: An Apple to Apple Case Study","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/AHS.2011.5963919"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/EIConRus.2018.8317348"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2019.8702507"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSI.2021.3109080"},{"key":"ref11","article-title":"Methodology for Standard Cell-Based Design and Implementation of Robust and Reliable Hardware Systems","volume-title":"PhD Thesis","author":"Schrape","year":"2023"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TNS.2005.860719"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/tns.2006.884968"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/tns.2007.910125"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICECS49266.2020.9294817"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1142\/S0218126622400072"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS48785.2022.9937935"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/maes.2017.160007"},{"volume-title":"Export-free Rad-hard Microcontroller for Space Applications (MORAL)","key":"ref19"},{"volume-title":"Rad-hard 16 Mbit Multi-Chip Module SRAM for Space Applications (EuroSRAM4Space)","key":"ref20"},{"volume-title":"Rad-Hard Octal 500 Mbps Bus Low-Voltage Differential Signaling (LVDS) Repeater for Space Applications","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/DFT.2019.8875489"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TNS.2009.2033798"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10335985.pdf?arnumber=10335985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T22:48:25Z","timestamp":1703026105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10335985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10335985","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}