{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:48:48Z","timestamp":1740102528075,"version":"3.37.3"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T00:00:00Z","timestamp":1700006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,15]]},"DOI":"10.1109\/dcis58620.2023.10336001","type":"proceedings-article","created":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T19:41:15Z","timestamp":1702323675000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem"],"prefix":"10.1109","author":[{"given":"Eros","family":"Camacho-Ruiz","sequence":"first","affiliation":[{"name":"CSIC \/ University of Seville,Instituto de Microelectrónica de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santiago","family":"S\u00e1nchez-Solano","sequence":"additional","affiliation":[{"name":"CSIC \/ University of Seville,Instituto de Microelectrónica de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Macarena C.","family":"Mart\u00ednez-Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"CSIC \/ University of Seville,Instituto de Microelectrónica de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erica","family":"Tena-Sanchez","sequence":"additional","affiliation":[{"name":"CSIC \/ University of Seville,Instituto de Microelectrónica de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piedad","family":"Brox","sequence":"additional","affiliation":[{"name":"CSIC \/ University of Seville,Instituto de Microelectrónica de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2022","article-title":"Post-Quantum Cryptography","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.46586\/tches.v2022.i4.372-396"},{"key":"ref3","first-page":"527","article-title":"Pqc-sep: Power side-channel evaluation platform for post-quantum cryptography algorithms","volume":"2022","author":"Park","year":"2022","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref4","first-page":"2005\/388","article-title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing","volume-title":"Cryptology ePrint Archive","author":"Zhou","year":"2005"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VLSI-SoC53125.2021.9607000"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCAS.2016.7527455"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.46586\/tches.v2020.i3.307-335"},{"key":"ref8","first-page":"2021\/079","article-title":"A side-channel attack on a masked ind-cca secure saber kem","volume-title":"Cryptology ePrint Archive","author":"Ngo","year":"2021"},{"key":"ref9","first-page":"2021\/790","article-title":"A side-channel assisted attack on ntru","volume-title":"Cryptology ePrint Archive","author":"Askeland","year":"2021"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ACCESS.2020.3029521"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/BFb0054868"},{"key":"ref12","first-page":"1","article-title":"Ieee standard specification for public key cryptographic techniques based on hard problems over lattices","year":"2009","journal-title":"IEEE Std 1363.1-2008"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/DCIS51330.2020.9268647"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3445979"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.3390\/s22052057"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/GCCE.2014.7031104"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.4236\/cn.2013.53B2089"}],"event":{"name":"2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2023,11,15]]},"location":"M\u00e1laga, Spain","end":{"date-parts":[[2023,11,17]]}},"container-title":["2023 38th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10335898\/10335962\/10336001.pdf?arnumber=10336001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,20]],"date-time":"2023-12-20T00:12:44Z","timestamp":1703031164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10336001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,15]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dcis58620.2023.10336001","relation":{},"subject":[],"published":{"date-parts":[[2023,11,15]]}}}