{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:33:33Z","timestamp":1736573613674,"version":"3.32.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769118","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Monolithic GaN shift register with reduced power consumption"],"prefix":"10.1109","author":[{"given":"Michele","family":"Marrella","sequence":"first","affiliation":[{"name":"University of Catania,Department of Electric Electronic and Information Engineering (DIEEI),Catania,Italy"}]},{"given":"Alfio Dario","family":"Grasso","sequence":"additional","affiliation":[{"name":"University of Catania,Department of Electric Electronic and Information Engineering (DIEEI),Catania,Italy"}]},{"given":"Manuela La","family":"Rosa","sequence":"additional","affiliation":[{"name":"Technology R&D Smart Power STMicroelectronics,Catania,Italy"}]},{"given":"Giovanni","family":"Sicurella","sequence":"additional","affiliation":[{"name":"Technology R&D Smart Power STMicroelectronics,Catania,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICREST.2019.8644147"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2003.810840"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-47314-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3277200"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3201781"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3018404"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3332031"},{"key":"ref8","first-page":"202","volume-title":"Digital Integrated Circuits: a Design Perspective","author":"Rabaey","year":"1996"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3132667"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2024,11,13]]},"location":"Catania, Italy","end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769118.pdf?arnumber=10769118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:56:13Z","timestamp":1736538973000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769118","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}