{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:17:07Z","timestamp":1773825427434,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769136","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation"],"prefix":"10.1109","author":[{"given":"C\u00e9sar","family":"Fuguet","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]},{"given":"Eric","family":"Guthmuller","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]},{"given":"Andrea","family":"Bocco","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]},{"given":"J\u00e9r\u00f4me","family":"Fereyre","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]},{"given":"Adrian","family":"Evans","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]},{"given":"Yves","family":"Durand","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, List,Grenoble,France,F-38000"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897331862"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2012.03.087"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH54963.2022.00017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.17706\/ijapm.2024.14.2.45-58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351546"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316280"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3187199"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1236463.1236468"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3383964"},{"key":"ref13","article-title":"IEEE standard for floating-point arithmetic","journal-title":"IEEE Std 754-2008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1989.72825"},{"key":"ref15","article-title":"A reconfigurable co-processor for variable long precision arithmetic using indian algorithms","volume-title":"The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201901)","author":"Parthasarathi"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591413"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.56021\/9781421407944"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718027"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1017\/S096249290626001X","article-title":"The lanczos and conjugate gradient algorithms in finite precision arithmetic","volume":"15","author":"Meurant","year":"2006","journal-title":"Acta Numerica"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","location":"Catania, Italy","start":{"date-parts":[[2024,11,13]]},"end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769136.pdf?arnumber=10769136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:55Z","timestamp":1736538955000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769136","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}