{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:33:56Z","timestamp":1736573636779,"version":"3.32.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769141","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Test mode selection and data I\/O by means of a new Scan-based interface"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Floridia","sequence":"first","affiliation":[{"name":"STMicroelectronics s.r.l. APMS ACD,Catania,Italy"}]},{"given":"Michelangelo","family":"Grosso","sequence":"additional","affiliation":[{"name":"STMicroelectronics s.r.l. APMS R&D,Torino,Italy"}]}],"member":"263","reference":[{"journal-title":"IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001)","first-page":"1","article-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture","key":"ref1"},{"key":"ref2","first-page":"1","article-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2012","journal-title":"IEEE Std 1500-2005"},{"key":"ref3","first-page":"1","article-title":"IEEE standard for access and control of instrumentation embedded within a semiconductor device","year":"2014","journal-title":"IEEE Std 1687-2014"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VTS.2016.7477308"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TC.2003.1252857"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ITC44778.2020.9325233"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DATE.2000.840030"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASIC.2001.954700"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TEST.2004.1387412"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/EURCON.2009.5167932"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2024,11,13]]},"location":"Catania, Italy","end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769141.pdf?arnumber=10769141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:56:09Z","timestamp":1736538969000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769141","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}