{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:33:38Z","timestamp":1736573618387,"version":"3.32.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769154","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Acceleration of a Compute-Intensive Algorithm for Power Electronic Converter Control Using Versal AI Engines"],"prefix":"10.1109","author":[{"given":"Fernando","family":"Flores","sequence":"first","affiliation":[{"name":"Digital Hardware for Airborne Systems Area Indra,Vigo,Spain"}]},{"given":"Oscar L\u00f3pez","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"University of Vigo,Applied Power Electronics Technology (APET),Vigo,Spain"}]},{"given":"Luis Jacobo \u00c1lvarez Ruiz","family":"de Ojeda","sequence":"additional","affiliation":[{"name":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain"}]},{"given":"Mar\u00eda Dolores Vald\u00e9s","family":"Pe\u00f1a","sequence":"additional","affiliation":[{"name":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain"}]},{"given":"Jos\u00e9 Manuel Villap\u00fan","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Digital Hardware for Airborne Systems Area Indra,Vigo,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3073020"},{"volume-title":"Medium voltage drives, SINAMICS Perfect Harmony GH180","year":"2022","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2023.3281688"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TTE.2019.2892807"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2239302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2134856"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.917159"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2006.347964"},{"volume-title":"Versal: The first adaptive compute acceleration platform (acap)","key":"ref9","first-page":"32020"},{"volume-title":"System-level benefits of the versal platform","year":"2022","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MELE.2023.3320509"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC56010.2022.9908101"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567521"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/EDHPC59100.2023.10396329"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IUS46767.2020.9251749"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875639"},{"volume-title":"Versal ACAP configurable logic block architecture manual (AM005)","year":"2023","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEECCON54414.2022.9854831"},{"volume-title":"Versal ACAP DSP engine architecture manual (AM004)","year":"2022","key":"ref19"},{"volume-title":"UltraScale architecture DSP slice","year":"2021","key":"ref20"},{"volume-title":"Versal adaptive SoC AI engine architecture manual (AM009)","year":"2023","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2019.00016"},{"volume-title":"Ai engines and their applications","key":"ref24","first-page":"32022"},{"volume-title":"Versal adaptive SoC AIE-ML architecture manual (AM020)","year":"2023","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AERO53065.2022.9843592"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00016"},{"volume-title":"Versal architecture and product data sheet: Overview (DS950)","year":"2024","key":"ref28"},{"volume-title":"Ultrascale architecture and product data sheet: Overview","year":"2022","key":"ref29"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2024,11,13]]},"location":"Catania, Italy","end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769154.pdf?arnumber=10769154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:56:08Z","timestamp":1736538968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769154","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}