{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:15:19Z","timestamp":1787012119475,"version":"build-2736575974"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769170","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T13:54:06Z","timestamp":1733234046000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of the Versal Intelligent Engines for Digital Signal Processing Basic Core Units"],"prefix":"10.1109","author":[{"given":"Fernando","family":"Flores","sequence":"first","affiliation":[{"name":"Digital hardware for airborne systems area Indra,Vigo,Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mar\u00eda Dolores Vald\u00e9s","family":"Pe\u00f1a","sequence":"additional","affiliation":[{"name":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jos\u00e9 Manuel Villap\u00fan","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Digital hardware for airborne systems area Indra,Vigo,Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jes\u00fas Manuel Costa","family":"Pazo","sequence":"additional","affiliation":[{"name":"Signal processing for naval systems area Indra,Vigo,Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Camilo Quint\u00e1ns","family":"Gra\u00f1a","sequence":"additional","affiliation":[{"name":"University of Vigo,Dept. of Electronics Technology,Vigo,Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Contributions to the design of high-performance digital systems using field programmable system-onchip platforms","author":"Fern\u00e1ndez","year":"2018"},{"key":"ref2","article-title":"Versal: The first adaptive compute acceleration platform (WP505)","year":"2020"},{"key":"ref3","article-title":"System-level benefits of the Versal platform (WP539)","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875639"},{"key":"ref5","article-title":"Application of AMD VersalTM adaptive SOC to radar space time adaptive processing in space","author":"O\u2019Neill","year":"2023","journal-title":"EDHPC"},{"key":"ref6","article-title":"Real time synthetic aperture and plane wave ultrasound imaging with the Xilinx VersalTM simd-vliw architecture","author":"Corradi","year":"2020","journal-title":"IEEE IUS"},{"key":"ref7","article-title":"Versal ACAP configurable logic block (AM005)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEECCON54414.2022.9854831"},{"key":"ref9","article-title":"Versal ACAP DSP engine (AM004)","year":"2022"},{"key":"ref10","article-title":"Ultrascale architecture DSP slice user guide (UG579)","year":"2021"},{"key":"ref11","article-title":"Versal adaptive SOC AI engine (AM009)","year":"2023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"ref13","article-title":"Versal network-on-chip","author":"Swarbrick","year":"2019","journal-title":"IEEE HOTI"},{"key":"ref14","article-title":"AI engines and their applications (WP506)","year":"2022"},{"key":"ref15","article-title":"Versal adaptive SOC AIE-ML (AM020)","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567521"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AERO53065.2022.9843592"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00016"},{"key":"ref19","article-title":"Versal architecture and data sheet: Overview (DS950)","year":"2024"},{"key":"ref20","article-title":"Ultrascale architecture: Overview (DS890)","year":"2022"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","location":"Catania, Italy","start":{"date-parts":[[2024,11,13]]},"end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769170.pdf?arnumber=10769170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T14:56:05Z","timestamp":1736520965000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769170","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}