{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:34:20Z","timestamp":1736573660121,"version":"3.32.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769175","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Low-Power Subthreshold Voltage Reference Circuit with Enhanced PSRR"],"prefix":"10.1109","author":[{"given":"Claudiu","family":"Nechifor","sequence":"first","affiliation":[{"name":"Nanopower Semiconductor"}]},{"given":"Am\u00e9rico","family":"Dias","sequence":"additional","affiliation":[{"name":"Nanopower Semiconductor"}]},{"given":"Laurentiu","family":"Matei","sequence":"additional","affiliation":[{"name":"Nanopower Semiconductor"}]}],"member":"263","reference":[{"issue":"10","key":"ref1","doi-asserted-by":"crossref","first-page":"2534","DOI":"10.1109\/JSSC.2012.2206683","article-title":"A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V","volume":"47","author":"Seok","year":"2012","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"7","key":"ref2","doi-asserted-by":"crossref","first-page":"2047","DOI":"10.1109\/JSSC.2009.2021922","article-title":"A 300 nW, 15 ppm\/\u00b0C, 20 ppm\/Vcmos voltage reference circuit consisting of subthreshold mosfets","volume":"44","author":"Ueno","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"ref3","doi-asserted-by":"crossref","first-page":"1443","DOI":"10.1109\/JSSC.2017.2654326","article-title":"A Subthreshold Voltage Reference With Scalable Output Voltage for Low-Power IoT Systems","volume":"52","author":"Lee","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"ref4","first-page":"1052","article-title":"A 0.011%\/V LS and -76-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror","volume":"71","author":"Yu","year":"2024","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351450"},{"key":"ref6","first-page":"430","article-title":"\u2019A 146pW, 0.4V, 0.015%\/V Line Sensitivity, High PSRR Leakage-Biased CMOS Voltage Reference with the Optimization of Body Parasitic Effects","volume-title":"2024 4th International Conference on Consumer Electronics and Computer Engineering (ICCECE).","author":"Yu"},{"key":"ref7","first-page":"89","article-title":"\u2019A 4.6nW Subthreshold Voltage Reference with 400\u00d7 Current Variation Reduction and 64-Step. 0.11 % Output Voltage Programmability","volume-title":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","author":"Peng"},{"issue":"7","key":"ref8","first-page":"2357","article-title":"A 42nA IQ, 1.5-6 VVIN, Self-Regulated CMOS Voltage Reference With -93 dB PSR at 10 Hz for Energy Harvesting Systems,\u2019","volume":"68","author":"Chen","year":"2021","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"ref9","first-page":"611","article-title":"A 48 pW, 0.34 V, 0.019%\/V Line Sensitivity Self-Biased Subthreshold Voltage Reference With DIBL Effect Compensation","volume":"67","author":"Wang","year":"2020","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"9","key":"ref10","first-page":"3457","article-title":"A 0.7-V 28-nW CMOS Subthreshold Voltage and Current Reference in One Simple Circuit","volume":"66","author":"Wang","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"1","key":"ref11","first-page":"1","article-title":"A Nano-Watt MOS-Only Voltage Reference With High-Slope PTAT Voltage Generators","volume":"65","author":"Zhang","year":"2018","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"ref12","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/JSSC.2010.2092997","article-title":"A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference","volume":"46","author":"Magnelli","year":"2011","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref13","first-page":"307","article-title":"A Sub-1 V, 10 ppm\/\u00b0C, Nanopower Voltage Reference Generator","volume-title":"2006 Proceedings of the 32nd European Solid-State Circuits Conference","author":"Vita"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2024,11,13]]},"location":"Catania, Italy","end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769175.pdf?arnumber=10769175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:58Z","timestamp":1736538958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769175","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}