{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:50:12Z","timestamp":1777657812282,"version":"3.51.4"},"reference-count":51,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769177","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Hardware coprocessor integration with NEORV32: characterization for efficient implementation of RISC-V-based AI SoCs"],"prefix":"10.1109","author":[{"given":"Unai","family":"Sainz-Estebanez","sequence":"first","affiliation":[{"name":"University of the Basque Country (UPV\/EHU),Grupo de Diseño en Electrónica Digital (GDED),Bilbao,Basque Country,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Unai","family":"Martinez-Corral","sequence":"additional","affiliation":[{"name":"University of the Basque Country (UPV\/EHU),Dept. Electronics Technology,Bilbao,Basque Country,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koldo","family":"Basterretxea","sequence":"additional","affiliation":[{"name":"University of the Basque Country (UPV\/EHU),Dept. Electronics Technology,Bilbao,Basque Country,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2022.3226481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2022.3218527"},{"key":"ref3","volume-title":"OpenSPARC","year":"2005"},{"key":"ref4","volume-title":"LEON","year":"1997"},{"key":"ref5","volume-title":"OpenRISC","year":"2000"},{"key":"ref6","volume-title":"OpenCores","year":"1999"},{"key":"ref7","volume-title":"Power ISA","year":"2006"},{"key":"ref8","volume-title":"SuperH","year":"1992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478332"},{"key":"ref10","volume-title":"Google","year":"1998"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00024"},{"key":"ref12","volume-title":"VexRiscv - A FPGA friendly 32 bit RISC-V CPU","author":"Papon","year":"2016"},{"key":"ref13","volume-title":"NEORV32 - A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontrollerlike SoC","author":"Nolting","year":"2024"},{"key":"ref14","volume-title":"Draft Proposed RISC-V Composable Custom Extensions Specification","author":"Gray","year":"2019"},{"key":"ref15","volume-title":"GitHub","year":"2008"},{"key":"ref16","volume-title":"GitLab","year":"2011"},{"key":"ref17","volume-title":"Microwatt - A tiny Open POWER ISA softcore","author":"Blanchard","year":"2019"},{"key":"ref18","volume-title":"Chiselwatt - A tiny POWER Open ISA soft processor","author":"Blanchard","year":"2019"},{"key":"ref19","volume-title":"Rocket Chip","author":"Waterman","year":"2014"},{"key":"ref20","volume-title":"PicoRV32 - A Size-Optimized RISCV CPU","author":"Xenia Wolf","year":"2021"},{"key":"ref21","volume-title":"Hummingbirdv2 E203 Core and SoC","year":"2020"},{"key":"ref22","volume-title":"DarkRISCV","author":"Samsoniuk","year":"2018"},{"key":"ref23","volume-title":"RISC-V CPU (Tape-Out with U18 Technology)","author":"Lin","year":"2019"},{"key":"ref24","volume-title":"RISCV-Atom soft-core processor","author":"Singh","year":"2021"},{"key":"ref25","volume-title":"RISC-V Steel","author":"Calcada","year":"2024"},{"key":"ref26","volume-title":"ORCA RISC-V RV32IM core","author":"Vandergriendt","year":"2015"},{"key":"ref27","volume-title":"The Potato Processor","author":"Klomsten Skordal","year":"2015"},{"key":"ref28","volume-title":"RPU - Basic RISC-V CPU","author":"Riley","year":"2020"},{"key":"ref29","volume-title":"ReonV RISC-V","author":"Castro","year":"2018"},{"key":"ref30","volume-title":"Open-Source RISC-V Architecture IDs","year":"2024"},{"key":"ref31","volume-title":"The NEORV32 RISC-V Processor Datasheet","author":"Nolting","year":"2020"},{"key":"ref32","volume-title":"The NEORV32 RISC-V Processor User Guide","author":"Nolting","year":"2020"},{"key":"ref33","volume-title":"AXI4-Stream","year":"2010"},{"key":"ref34","volume-title":"Wishbone Bus.","year":"2010"},{"key":"ref35","volume-title":"AXI4-Lite","year":"2010"},{"key":"ref36","volume-title":"RapidWright","year":"2018"},{"key":"ref37","volume-title":"Runtime-First FPGA Interchange Routing Contes","year":"2024"},{"key":"ref38","volume-title":"Advanced Micro Devices, Inc","year":"1969"},{"key":"ref39","volume-title":"FPGA Interchange Format","year":"2020"},{"key":"ref40","volume-title":"Siemens","year":"1847"},{"key":"ref41","volume-title":"Open Source VHDL Verification Methodology","author":"Lewis","year":"2013"},{"key":"ref42","volume-title":"Universal VHDL Verification Methodology","author":"Tallaksen","year":"2013"},{"key":"ref43","volume-title":"The 2022 Wilson Research Group Functional Verification Study","year":"2022"},{"key":"ref44","volume-title":"Vivado Design Suite","year":"2012"},{"key":"ref45","volume-title":"Ghdl + yosys + ghdl yosys plugin + nextpnr-xilinx + prjxray container","author":"Sainz-Estebanez","year":"2024"},{"key":"ref46","volume-title":"GHDL - VHDL 2008\/93\/87 simulator","author":"Gingold","year":"2024"},{"key":"ref47","volume-title":"YOSYS - Yosys Open SYnthesis Suite","author":"Xenia Wolf","year":"2020"},{"key":"ref48","volume-title":"Nextpnr-Xilinx - Experimental flows using nextpnr for Xilinx devices","author":"Shah","year":"2020"},{"key":"ref49","volume-title":"Documenting the Xilinx 7-series bitstream format","year":"2020"},{"key":"ref50","volume-title":"Questa advanced simulator","year":"2011"},{"key":"ref51","volume-title":"VUnit - Testing framework for VHDL\/SystemVerilog","author":"Asplund","year":"2024"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","location":"Catania, Italy","start":{"date-parts":[[2024,11,13]]},"end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769177.pdf?arnumber=10769177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:56:00Z","timestamp":1736538960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769177","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}