{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:34:19Z","timestamp":1736573659318,"version":"3.32.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/dcis62603.2024.10769205","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:54:06Z","timestamp":1733252046000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Digital-to-analog converters based on Time-Interleaved Sigma-Delta Modulation with Analog Multiplexing"],"prefix":"10.1109","author":[{"given":"Marta","family":"Laguna","sequence":"first","affiliation":[{"name":"University of Sevilla,Department of Electronic Engineering,Sevilla,Spain"}]},{"given":"Esteban","family":"Marsal","sequence":"additional","affiliation":[{"name":"University of Sevilla,Department of Electronic Engineering,Sevilla,Spain"}]},{"given":"Francisco","family":"Colodro","sequence":"additional","affiliation":[{"name":"University of Sevilla,Department of Electronic Engineering,Sevilla,Spain"}]},{"given":"Juana Mar\u00eda","family":"Mart\u00ednez-Heredia","sequence":"additional","affiliation":[{"name":"University of Sevilla,Department of Electronic Engineering,Sevilla,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2018.2855962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2015.2460375"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2521903"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544358"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.618037"},{"issue":"10","key":"ref6","first-page":"808","article-title":"Time-Interleaved \u03a3\u0394 Modulators for FPGAs","volume":"61","author":"Podsiadlik","year":"2014","journal-title":"IEEE Trans. Circuits Systems II"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.aeue.2020.153394","article-title":"Open loop sigma-delta modulators for digital-to-analog converters with high speed improving using time interleaving","volume":"125","author":"Colodro","year":"2020","journal-title":"AEU International Journal of Electronics and Communications"},{"issue":"2","key":"ref8","first-page":"441","article-title":"Time-Interleaving Sigma-Delta Modulator-Based Digital-to-Analog Converter With Time Multiplexing in the Analog Domain","volume":"70","author":"Colodro","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"7","key":"ref9","doi-asserted-by":"crossref","first-page":"1073","DOI":"10.1109\/JSSC.2004.829968","article-title":"Parallel-path digital-to-analog converters for Nyquist signal generation","volume":"39","author":"Deveugele","year":"2004","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.2011.5937409","article-title":"Nyquist-rate time-interleaved current-steering DAC with dynamic channel matching","volume-title":"IEEE, International Symposium of Circuits and Systems (ISCAS)","author":"Cheng"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.2019.8702209","article-title":"Digital Correction of Time Interleaved DAC Mismatches","volume-title":"IEEE, International Symposium of Circuits and Systems (ISCAS)","author":"Hovakimyan"},{"article-title":"Timing challenges in high-speed interleaved \u0394\u03a3 DACs","volume-title":"IEEE, International Symposium of Circuits and Systems (ISCAS)","author":"Bhide","key":"ref12"},{"article-title":"A sine generation algorithm for VLSI applications","volume-title":"Proceedings of the 1985 International Computer Music Conference","author":"Gordon","key":"ref13"},{"key":"ref15","first-page":"13","article-title":"Improved \u0394\u03a3 DAC linearity using data weighted averaging","volume-title":"Proc. of the IEEE Int. Symp. on CAS","volume":"1","author":"Baird"},{"issue":"6","key":"ref16","first-page":"661","article-title":"Clock jitter and quantizer metastability in continuous-time delta-sigma modulators","volume":"46","author":"Cherry J.A","year":"1999","journal-title":"IEEE Trans. on CAS-II"}],"event":{"name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2024,11,13]]},"location":"Catania, Italy","end":{"date-parts":[[2024,11,15]]}},"container-title":["2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10769040\/10769041\/10769205.pdf?arnumber=10769205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:55:53Z","timestamp":1736538953000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dcis62603.2024.10769205","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}