{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T19:28:37Z","timestamp":1765567717867,"version":"3.48.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,26]]},"DOI":"10.1109\/dcis67520.2025.11281807","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:08Z","timestamp":1765478648000},"page":"239-244","source":"Crossref","is-referenced-by-count":0,"title":["Acceleration of C\/C++ Kernels and ONNX Models on CGRAs with MLIR-Based Compilation"],"prefix":"10.1109","author":[{"given":"Juan","family":"Gallego","sequence":"first","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Jos\u00e9","family":"Ferreira","sequence":"additional","affiliation":[{"name":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"}]},{"given":"Lu\u00eds","family":"Alves","sequence":"additional","affiliation":[{"name":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"}]},{"given":"Daniel","family":"V\u00e1zquez","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Jo\u00e3o","family":"Bispo","sequence":"additional","affiliation":[{"name":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"}]},{"given":"Alfonso","family":"Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Nuno","family":"Paulino","sequence":"additional","affiliation":[{"name":"University of Porto,INESC TEC, and Faculty of Engineering,Porto,Portugal"}]},{"given":"Andr\u00e9s","family":"Otero","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref3","article-title":"Morpher: An open-source integrated compilation and simulation framework for CGRA","volume-title":"Fifth Workshop on Open-Source EDA Technology","author":"Wijerathne","year":"2022"},{"volume-title":"Strela: Streaming elastic cgra accelerator for embedded systems","year":"2024","author":"Vazquez","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247873"},{"key":"ref6","first-page":"1:1","article-title":"SO(DA)^{2}: End-to-end Generation of Specialized Reconfigurable Architectures","volume-title":"13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms","volume":"100","author":"Tumeo","year":"2022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref8","article-title":"Compiling ONNX Neural Network Models Using MLIR","volume":"abs\/2008.08272","author":"Le","year":"2020","journal-title":"CoRR"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00118"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878183"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715288"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473891"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01641-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"volume-title":"Integration of a cgra accelerator with a cva6 risc-v core for the cloud-edge continuum","year":"2024","author":"Garijo","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btv557"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465799"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188678"}],"event":{"name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2025,11,26]]},"location":"Santander, Spain","end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11281883\/11281806\/11281807.pdf?arnumber=11281807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T18:33:55Z","timestamp":1765564435000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11281807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,26]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dcis67520.2025.11281807","relation":{},"subject":[],"published":{"date-parts":[[2025,11,26]]}}}