{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:30:33Z","timestamp":1765521033808,"version":"3.48.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,26]]},"DOI":"10.1109\/dcis67520.2025.11281902","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:08Z","timestamp":1765478648000},"page":"245-250","source":"Crossref","is-referenced-by-count":0,"title":["A Framework for Automated CGRA Design Space Exploration with Genetic Algorithm Optimization"],"prefix":"10.1109","author":[{"given":"Maryam","family":"Katebzadeh","sequence":"first","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Daniel","family":"Vazquez","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Andres","family":"Otero","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]},{"given":"Alfonso","family":"Rodriguez","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,Centro de Electrónica Industrial,Madrid,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3490176"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247873"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3637543.3652876"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.20868\/UPM.thesis.71045","volume-title":"Design methodologies and architectures for just-in-time hardware composition of multi grain reconfigurable accelerators","author":"Zamacola Alcalde","year":"2022"},{"article-title":"Gurobi Optimization","volume-title":"LLC, Gurobi Optimizer Reference Manual","year":"2025","key":"ref10"}],"event":{"name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2025,11,26]]},"location":"Santander, Spain","end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11281883\/11281806\/11281902.pdf?arnumber=11281902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:25:34Z","timestamp":1765520734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11281902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,26]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dcis67520.2025.11281902","relation":{},"subject":[],"published":{"date-parts":[[2025,11,26]]}}}