{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:30:33Z","timestamp":1765521033798,"version":"3.48.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,26]]},"DOI":"10.1109\/dcis67520.2025.11281911","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:08Z","timestamp":1765478648000},"page":"268-273","source":"Crossref","is-referenced-by-count":0,"title":["A Programmable, Negative, and Dynamically Biased Sampler for Ultra-Low Power Body-Bias Generators in 18nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Tom","family":"Bergmann","sequence":"first","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"Joel","family":"Damiens","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"Alfonso Hildebrand","family":"Rueda","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"Stephane","family":"Lacouture","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"Remy","family":"Cellier","sequence":"additional","affiliation":[{"name":"Institut des Nanotechnologies de Lyon,Villeurbanne,France"}]},{"given":"Nacer","family":"Abouchi","sequence":"additional","affiliation":[{"name":"Institut des Nanotechnologies de Lyon,Villeurbanne,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref2","article-title":"The Fourth Terminal: Benefits of Body-Biasing Techniques for FDSOI Circuits and Systems, ser","volume-title":"Integrated Circuits and Systems","author":"Clerc","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2016.7573479"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662293"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1957.278528"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"event":{"name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2025,11,26]]},"location":"Santander, Spain","end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11281883\/11281806\/11281911.pdf?arnumber=11281911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:25:34Z","timestamp":1765520734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11281911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,26]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dcis67520.2025.11281911","relation":{},"subject":[],"published":{"date-parts":[[2025,11,26]]}}}