{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:30:36Z","timestamp":1765521036879,"version":"3.48.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,26]]},"DOI":"10.1109\/dcis67520.2025.11281915","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:08Z","timestamp":1765478648000},"page":"7-12","source":"Crossref","is-referenced-by-count":0,"title":["Performance Analysis of Convolution Function for IA Edge Computing Acceleration Using a 32-bit RISC-V CPU Implementation"],"prefix":"10.1109","author":[{"given":"David","family":"Cantero","sequence":"first","affiliation":[{"name":"Unidad de Electrónica y Comunicaciones,TEKNIKER, Basque Research & Technology Alliance (BRTA),Eibar,Spain"}]},{"given":"Alexander","family":"Ugena","sequence":"additional","affiliation":[{"name":"Unidad de Electrónica y Comunicaciones,TEKNIKER, Basque Research & Technology Alliance (BRTA),Eibar,Spain"}]},{"given":"Laura","family":"Sanz","sequence":"additional","affiliation":[{"name":"Unidad de Electrónica y Comunicaciones,TEKNIKER, Basque Research & Technology Alliance (BRTA),Eibar,Spain"}]},{"given":"Alejandro","family":"Arteaga","sequence":"additional","affiliation":[{"name":"University of the Basque Country (UPV\/EHU),Departamento de Tecnología Electrónica,Bilbao,Spain"}]},{"given":"Armando","family":"Astarloa","sequence":"additional","affiliation":[{"name":"University of the Basque Country (UPV\/EHU),Departamento de Tecnología Electrónica,Bilbao,Spain"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Tinyml: Tools, applications, challenges, and future research directions","volume":"abs\/2303.13569","author":"Kallimani","year":"2023","journal-title":"ArXiv"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PerComWorkshops59983.2024.10502805"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/AICAS57966.2023.10168657","article-title":"Tinyissimoyolo: A quantized, low-memory footprint, tinyml object detection network for low power microcontrollers","volume-title":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"Moosmann","year":"2023"},{"key":"ref4","first-page":"2295","article-title":"Efficient processing of deep neural networks: A tutorial and survey","volume-title":"Proceedings of the IEEE","volume":"105","author":"Sze","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COINS54846.2022.9855006"},{"volume-title":"RISC-V Edition - 1st Edition","key":"ref6","article-title":"Digital Design and Computer Architecture"},{"volume-title":"riscvarchive\/riscv-cores-list","year":"2024","key":"ref7"},{"volume-title":"PULP Project Information","key":"ref8"},{"volume-title":"Ibex: An embedded 32 bit RISC-V CPU core - Ibex Documentation 0.1.dev50+g5a8a1a9.d20240217 documentation","key":"ref9"},{"volume-title":"Open source hardware the new reality CV32e40p project","author":"Schiavone","key":"ref10"},{"volume-title":"The NEORV32 RISCV Processor","year":"2023","author":"Nolting","key":"ref11"},{"volume-title":"Computer Organization and Design RISC-V Edition: The Hardware Software Interface","year":"2017","author":"Patterson","key":"ref12"},{"key":"ref13","first-page":"1","article-title":"Ieee standard for floating-point arithmetic","volume-title":"IEEE Std 754\u20132008","year":"2008"},{"key":"ref14","article-title":"The risc-v instruction set manual, volume i: User-level isa, document version 20191214-draft","volume-title":"Tech. Rep.","author":"Waterman","year":"2019"},{"volume-title":"SOC4CRIS: Investigaci\u00f3n y Capacitaci\u00f3n del Ecosistema I+D+i en el Dise\u00f1o, Fabricaci\u00f3n y Testing de Semiconductores para Sistemas Cr\u00edticos","year":"2024","key":"ref15"},{"volume-title":"White rabbit official CERN website","key":"ref16"}],"event":{"name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2025,11,26]]},"location":"Santander, Spain","end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11281883\/11281806\/11281915.pdf?arnumber=11281915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T06:25:38Z","timestamp":1765520738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11281915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,26]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dcis67520.2025.11281915","relation":{},"subject":[],"published":{"date-parts":[[2025,11,26]]}}}