{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T10:46:28Z","timestamp":1766054788710,"version":"3.48.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T00:00:00Z","timestamp":1764115200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100031478","name":"NextGenerationEU","doi-asserted-by":"publisher","award":["TSI-069100-2023-0015"],"award-info":[{"award-number":["TSI-069100-2023-0015"]}],"id":[{"id":"10.13039\/100031478","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,26]]},"DOI":"10.1109\/dcis67520.2025.11281935","type":"proceedings-article","created":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:08Z","timestamp":1765478648000},"page":"108-113","source":"Crossref","is-referenced-by-count":0,"title":["Character Recognition Application of a Neural Circuit Including Lateral Inhibitory Mechanisms"],"prefix":"10.1109","author":[{"given":"D\u00eddac","family":"Llobet","sequence":"first","affiliation":[{"name":"Universitat Politècnica de Catalunya,Department of Electronic Engineering,Barcelona,Spain"}]},{"given":"Ioannis K.","family":"Chatzipaschalis","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de Catalunya,Department of Electronic Engineering,Barcelona,Spain"}]},{"given":"Antonio","family":"Calomarde","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de Catalunya,Department of Electronic Engineering,Barcelona,Spain"}]},{"given":"Antonio","family":"Rubio","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de Catalunya,Department of Electronic Engineering,Barcelona,Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/srep31510"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382931"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MetroXRAINE58569.2023.10405792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO61778.2024.10628936"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.neuro.31.060407.125639"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tct.1971.1083337"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00337259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-24427-8"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-02717-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/mi13020330"}],"event":{"name":"2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)","start":{"date-parts":[[2025,11,26]]},"location":"Santander, Spain","end":{"date-parts":[[2025,11,28]]}},"container-title":["2025 40th Conference on Design of Circuits and Integrated Systems (DCIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11281883\/11281806\/11281935.pdf?arnumber=11281935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T10:43:41Z","timestamp":1766054621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11281935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,26]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dcis67520.2025.11281935","relation":{},"subject":[],"published":{"date-parts":[[2025,11,26]]}}}