{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:42:28Z","timestamp":1725525748842},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dcv.2002.1218758","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"169-175","source":"Crossref","is-referenced-by-count":1,"title":["Cache performance of video computation workloads"],"prefix":"10.1109","author":[{"given":"S.","family":"Petko","sequence":"first","affiliation":[]},{"given":"D.","family":"Kudithipudi","sequence":"additional","affiliation":[]},{"given":"E.","family":"John","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Shade A Fast Instruction Set Simulator for Execution Profiling","year":"1993","author":"cmelik","key":"3"},{"key":"2","article-title":"Implications of programmable general purpose processors for compressionencryption applications","author":"kil lee","year":"2002","journal-title":"Proceedings of the ASAP Conference"},{"journal-title":"Measuring CPU Performance in the New Millennium","year":"2000","author":"henning","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"journal-title":"Computer Organization and Design The Hardwarehoftware Interface","year":"1998","author":"patterson","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569611"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPCCC.2002.995142"},{"key":"4","first-page":"124","article-title":"Performance of image and video processing with general-purpose processors and media isa extensions","author":"ranganathan","year":"1999","journal-title":"Computer Architecture 1999 Proceedings of the 26th International Symposium on"},{"journal-title":"Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors","year":"2001","author":"talla","key":"9"},{"journal-title":"Binary Tree Predictive Coding","year":"0","author":"robinson","key":"8"},{"journal-title":"Cache Performance for SPEC CPU2000 Benchmarks","year":"2000","author":"cantin","key":"11"},{"journal-title":"Roalt's H 263 Page","year":"0","author":"aalmoes","key":"12"}],"event":{"name":"Third International Workshop on Digital and Computational Video. DCV 2002","acronym":"DCV-02","location":"Clearwater Beach, FL, USA"},"container-title":["Third International Workshop on Digital and Computational Video, 2002. DCV 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8646\/27396\/01218758.pdf?arnumber=1218758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:46:14Z","timestamp":1489434374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1218758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dcv.2002.1218758","relation":{},"subject":[]}}