{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:31:43Z","timestamp":1725384703918},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649561","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T20:58:00Z","timestamp":1152565080000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A hybrid genetic algorithm for constrained hardware-software partitioning"],"prefix":"10.1109","author":[{"given":"P.-A.","family":"Mudry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Zufferey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Tempesti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016567828852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371677"},{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1997","author":"corporaal","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57877-3_29"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.407006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.924041"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785412"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.38"},{"key":"ref4","first-page":"214","article-title":"A binary-constraint search algorithm for minimizing hardware during hardware\/software partitioning","author":"vahid","year":"1994","journal-title":"Proc EURODAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.245964"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655833"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/40.591657"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008857008151"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HCS.1996.492228"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205881"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(01)00119-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205984"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649561.pdf?arnumber=1649561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:40:28Z","timestamp":1489599628000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649561","relation":{},"subject":[]}}