{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:24Z","timestamp":1759147404429},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649565","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T16:58:00Z","timestamp":1152550680000},"page":"25-30","source":"Crossref","is-referenced-by-count":18,"title":["Six subthreshold full adder cells characterized in 90 nm CMOS technology"],"prefix":"10.1109","author":[{"given":"K.","family":"Granhaug","sequence":"first","affiliation":[]},{"given":"S.","family":"Aunet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/CICC.2004.1358745"},{"key":"15","article-title":"A Framework for Fair Performance Evaluation of 1-bit Full Adder Cells","author":"shams","year":"1999","journal-title":"49th IEEE Midwest Symposium on Circuits and Systems MWSCAS"},{"key":"16","article-title":"Three sub-fJ Power-Delay-Product Subthreshold CMOS Gates","author":"aunet","year":"2005","journal-title":"Proc IFIP VLSI SOC"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1016568.1016639"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISCAS.2006.1692820"},{"key":"11","article-title":"Kretselement, Norwegian patent application","author":"aunet","year":"2003","journal-title":"Leiv Eiriksson Nyskapning"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/DRC.2001.937856"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/92.920822"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1109\/ISVLSI.2002.1016866","article-title":"Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits","author":"wang","year":"2002","journal-title":"IEEE Computer Society Annual Symposium on VLSI ISVLSI 2002"},{"year":"1995","author":"rabaey","journal-title":"Low Power Design Methodologies","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/IJCNN.2004.1380919"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1007\/BF01239381"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TED.2004.842538"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/92.988727"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/82.842117"},{"year":"2004","author":"weste","journal-title":"CMOS VLSI Design - A Circuits and Systems Perspective","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ETLPDS.1996.508872"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649565.pdf?arnumber=1649565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T03:23:51Z","timestamp":1497669831000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649565","relation":{},"subject":[]}}