{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T19:45:38Z","timestamp":1747856738549},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649568","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T20:58:00Z","timestamp":1152565080000},"page":"42-47","source":"Crossref","is-referenced-by-count":12,"title":["A contextual resources use: a proof of concept through the APACHES' platform"],"prefix":"10.1109","author":[{"given":"A.","family":"Ngouanga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Sassatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Torres","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Soares","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Susin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"234","article-title":"Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints","author":"hu","year":"0","journal-title":"DATE 2004"},{"key":"13","first-page":"605","article-title":"Stream Computations Organized for Reconfigurable Execution (SCORE), FPL'2000","author":"caspi","year":"2000","journal-title":"LNCS 1896"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025699015398"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"year":"0","key":"12"},{"journal-title":"Hermes An infrastructure for low area overhead packet-switching networks on chip","year":"2004","author":"moraes","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"10","article-title":"Highly Scalable Dynamically Reconfigurable SystolicRing-Architecture for DSP applications","author":"sassatelli","year":"2002","journal-title":"IEEE DATE'02"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.201"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253733"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213320"},{"journal-title":"Networks on Chip as Hardware Component of an OS for reconfigurable Systems","year":"2003","author":"marescaux","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"year":"0","key":"8"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649568.pdf?arnumber=1649568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T01:20:48Z","timestamp":1489627248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649568","relation":{},"subject":[]}}