{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:48:09Z","timestamp":1729608489942,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649602","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T20:58:00Z","timestamp":1152565080000},"page":"155-156","source":"Crossref","is-referenced-by-count":0,"title":["A Unique March Test Algorithm for the Wide Spread of Realistic Memory Faults in SRAMs"],"prefix":"10.1109","author":[{"given":"A.","family":"Benso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Analysis of a Deceptive Destructive Read Memory fault Model and Recommended Testing","author":"adams","year":"1996","journal-title":"NATW 1996 5th IEEE North Atlantic Test Workshop"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1109\/43.55188","article-title":"A Realistic Fault Model and Test Algorithms for Satic Random Acces Memory","volume":"9","author":"dekker","year":"1990","journal-title":"IEEE Transaction on Computer-Aided Design"},{"journal-title":"March AB March AB1 New March Tests for Unlinked Dynamic Memory Faults ITC 2005 IEEE International Test Conference","year":"2005","author":"benso","key":"10"},{"journal-title":"International Technology Roadmap for Semiconductors 2004 Update","year":"2004","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197659"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582440"},{"key":"4","first-page":"496","article-title":"Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs, DATE 2001, IEEE","author":"al-ars","year":"2001","journal-title":"Design Automation and Test in Europe"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649602.pdf?arnumber=1649602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T07:23:51Z","timestamp":1497684231000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649602","relation":{},"subject":[]}}