{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:55:26Z","timestamp":1730213726589,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649614","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T20:58:00Z","timestamp":1152565080000},"page":"214-215","source":"Crossref","is-referenced-by-count":2,"title":["Probabilistic Testability Analysis and DFT Methods at RTL"],"prefix":"10.1109","author":[{"given":"J.M.","family":"Fernandes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.L.","family":"Oliveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.C.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253734"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955007"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268845"},{"key":"1","article-title":"Probabilistic and Simulation-Based Approaches to Off-line BIST of Sequential IP Cores","author":"guerreiro","year":"2005","journal-title":"Design and Diagnostics of Electronic Circuits and Systems"},{"article-title":"Formal Approach to the Testability Analisys of RT Level Digital circuits","year":"2002","author":"ruzicka","key":"7"},{"key":"6","first-page":"62","article-title":"Testability Based Partial Scan Analysis","volume":"7","author":"abramovici","year":"1995","journal-title":"Journal of Electronic Testing and Testable Design Theory and Applications"},{"key":"5","first-page":"1162","article-title":"CAMELOT: A Computer-Aided Measure for Logic Testability","author":"maunder","year":"1980","journal-title":"Proc of Int Conf on Computer Communication"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600103"},{"key":"9","first-page":"666","author":"fallah","year":"1999","journal-title":"Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277078"},{"journal-title":"ITC99 Benchmarks","year":"0","key":"11"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649614.pdf?arnumber=1649614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T01:14:10Z","timestamp":1489626850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649614","relation":{},"subject":[]}}