{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:03:03Z","timestamp":1725541383839},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649621","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T16:58:00Z","timestamp":1152550680000},"page":"228-229","source":"Crossref","is-referenced-by-count":3,"title":["Detection, Localisation and Identification of Interconnection Faults Using MISR Compactor"],"prefix":"10.1109","author":[{"given":"T.","family":"Garbolino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kopec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Gucwa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Hlawiczka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"2","article-title":"Can a D flip-flop based MISR compactor reliably detect interconnect faults?","author":"h?awiczka","year":"2005","journal-title":"Proc of DDECS'05 Sopron"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207790"},{"key":"1","article-title":"Theory of multi-signature localization and identification of interconnect faults","author":"garbolino","year":"2006","journal-title":"Report of Institute of Electronics"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.945309"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805765"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.45"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347572"},{"key":"9","first-page":"1033","article-title":"Configuration Free SoC Interconnect BIST Methodology","author":"su","year":"2001","journal-title":"Proc of ITC"},{"journal-title":"A Designer's Guide to Buit-in Self-Test","year":"2002","author":"stroud","key":"8"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649621.pdf?arnumber=1649621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:44:32Z","timestamp":1489599872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649621","relation":{},"subject":[]}}