{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:26:20Z","timestamp":1729635980017,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649631","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T20:58:00Z","timestamp":1152565080000},"page":"254-259","source":"Crossref","is-referenced-by-count":4,"title":["March Pre: an Efficient Test for Resistive-Open Defects in the SRAM Pre-charge Circuit"],"prefix":"10.1109","author":[{"given":"L.","family":"Dilillo","sequence":"first","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bastian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705953"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619391"},{"key":"3","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","article-title":"Resistance Characterization of Interconnect Weak and Strong Open Defects","volume":"19","author":"rodriquez","year":"2002","journal-title":"IEEE Design & Test of Computers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915069"},{"key":"7","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1023\/A:1008322103755","article-title":"Detection of Delay Faults in Memory Address Decoder","author":"gizdarski","year":"2000","journal-title":"Journal of Electronic Testing Theory and Applications"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.587738"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231665"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649631.pdf?arnumber=1649631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T07:23:52Z","timestamp":1497684232000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649631","relation":{},"subject":[]}}