{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:55:27Z","timestamp":1730213727961,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649634","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T16:58:00Z","timestamp":1152550680000},"page":"272-276","source":"Crossref","is-referenced-by-count":8,"title":["FPGA-based fault simulator"],"prefix":"10.1109","author":[{"given":"L.","family":"Kafka","sequence":"first","affiliation":[]},{"given":"O.","family":"Novak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"77","article-title":"An FPGA-Based Fault injector for TSC circuits","volume":"1","author":"kafka","year":"2005","journal-title":"Poc?i?tac?ove? Architektury a Diagnostika"},{"article-title":"Logic synthesis and optimization benchmarks user guide","year":"1991","author":"yang","key":"15"},{"key":"16","first-page":"161","article-title":"Minimization of the Hamming Code Generator in Self Checking Circuits","author":"kubali?k","year":"2004","journal-title":"Proceedings of the International Workshop on Discrete-Event System Design - DESDes'04"},{"year":"0","key":"13"},{"key":"14","first-page":"228","article-title":"Fault classification for self-checking circuits implemented in FPGA","author":"kafka","year":"2005","journal-title":"Proceedings of the 8th IEEE Workshop on Design and Diagnostics of Electronics Circuits and Systems Sopron"},{"year":"0","key":"11"},{"key":"12","first-page":"83","article-title":"Built-in self-test preparation in FPGAs","author":"parreira","year":"2004","journal-title":"Proc of the 7th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems April"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"journal-title":"Single Event Upsets in FPGAs","year":"2003","key":"1"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937810"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990301"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856613"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/54.544533"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887181"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966777"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649634.pdf?arnumber=1649634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:14:08Z","timestamp":1489612448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649634","relation":{},"subject":[]}}