{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:35:14Z","timestamp":1725471314422},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649635","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T16:58:00Z","timestamp":1152550680000},"page":"277-282","source":"Crossref","is-referenced-by-count":2,"title":["Functional-oriented BIST of Sequential Circuits Aiming at Dynamic Faults Coverage"],"prefix":"10.1109","author":[{"given":"F.","family":"Guerreiro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Semiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Pierce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.M.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"Probabilistic and Simulation-Based Masked BIST Implementation","author":"guerreiro","year":"2004","journal-title":"Proc Conf Design of Circuits and Integrated Systems"},{"year":"2006","author":"guerreiro","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041835"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnel","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.17"},{"journal-title":"Tecmic","year":"0","key":"7"},{"key":"6","first-page":"174","article-title":"Probabilistic and Simulation-Based Approaches to Off-Line BIST of Sequential IP Cores","author":"guerreiro","year":"2005","journal-title":"Proc 8th Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268845"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253734"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929768"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649635.pdf?arnumber=1649635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:14:08Z","timestamp":1489612448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649635","relation":{},"subject":[]}}