{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:32:27Z","timestamp":1729665147521,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ddecs.2006.1649636","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T16:58:00Z","timestamp":1152550680000},"page":"283-287","source":"Crossref","is-referenced-by-count":2,"title":["FITTest BENCH06: A New Set of Benchmark Circuits Reflecting Testability Properties"],"prefix":"10.1109","author":[{"given":"T.","family":"Pecenka","sequence":"first","affiliation":[]},{"given":"Z.","family":"Kotasek","sequence":"additional","affiliation":[]},{"given":"L.","family":"Sekanina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.10"},{"key":"16","first-page":"190","article-title":"VIRTA: Virtual Port Based Register-Transfer Level Testability Analysis and Improvements","author":"strnadel","year":"2005","journal-title":"Proc 8th IEEE Workshop Design Diagnostics Electron Circuits Syst"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828132"},{"key":"14","first-page":"107","article-title":"Evolutionary design of synthetic RTL benchmark circuits","author":"kotasek","year":"2004","journal-title":"IEEE European Test Symposium"},{"key":"11","first-page":"31","article-title":"Synthetic benchmark circuits for timing-driven physical design applications","volume":"6","author":"verplaetse","year":"2002","journal-title":"Proceedings of the International Conference on VLSI"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800456"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"2","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target simulator in fortran","author":"brglez","year":"1985","journal-title":"Proceedings International Symposium on Circuits and Systems (ISCAS)"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867889"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300026"},{"year":"0","key":"7"},{"year":"0","key":"6","article-title":"ITC'02 SOC Test Benchmarks Web Site"},{"year":"0","key":"5","article-title":"ITC'99 Benchmarks Web Site"},{"key":"4","article-title":"Iscas'89 addendum benchmark set","author":"gloster","year":"1993","journal-title":"ACM\/SIGDA Benchmarks Electronic Newsletter"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582338"},{"key":"8","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/FPGA.1996.242345","article-title":"a method for generation random circuits and its application to routability measurement","author":"darnauer","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","location":"Prague, Czech Republic"},"container-title":["2006 IEEE Design and Diagnostics of Electronic Circuits and systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10974\/34591\/01649636.pdf?arnumber=1649636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T03:23:52Z","timestamp":1497669832000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1649636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2006.1649636","relation":{},"subject":[]}}