{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:47:43Z","timestamp":1725385663291},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/ddecs.2007.4295248","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T12:49:29Z","timestamp":1216385369000},"page":"19-19","source":"Crossref","is-referenced-by-count":3,"title":["Logic Diagnosis and Yield Learning"],"prefix":"10.1109","author":[{"given":"Janusz","family":"Rajski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2007 IEEE Design and Diagnostics of Electronic Circuits and Systems","start":{"date-parts":[[2007,4,11]]},"location":"Krakow, Poland","end":{"date-parts":[[2007,4,13]]}},"container-title":["2007 IEEE Design and Diagnostics of Electronic Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4295238\/4295239\/04295248.pdf?arnumber=4295248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:45:37Z","timestamp":1489599937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4295248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2007.4295248","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}